Switch-level concurrent fault simulation based on a general purpose list traversal mechanism
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- An Experimental MOS Fault Simulation Program CSASIMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Fault Simulator for MOS LSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Fault-test analysis techniques based on logic simulationPublished by Association for Computing Machinery (ACM) ,1972