Efficient circuit configurations for algorithmic analog to digital converters
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 40 (12) , 777-785
- https://doi.org/10.1109/82.260242
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- CADICS-cyclic analog-to-digital converter synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS 13-b cyclic RSD A/D converterIEEE Journal of Solid-State Circuits, 1992
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990
- A cyclic A/D converter that does not require ratio-matched componentsIEEE Journal of Solid-State Circuits, 1988
- A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheralIEEE Journal of Solid-State Circuits, 1987
- Reference refreshing cyclic analog-to-digital and digital-to-analog convertersIEEE Journal of Solid-State Circuits, 1986
- Low-distortion switched-capacitor filter design techniquesIEEE Journal of Solid-State Circuits, 1985
- A Micropower CMOS-Instrumentation AmplifierIEEE Journal of Solid-State Circuits, 1985
- A ratio-independent algorithmic analog-to-digital conversion techniqueIEEE Journal of Solid-State Circuits, 1984