Lead Reduction Among Combinatorial Logic Circuits

Publisher Website
Google Scholar
Abstract
The paper provides a description of the behavior of lead reduction among combinatorial logic circuits. Methods by which one may design the lead reduction architecture for modular packaging schemes are developed. The methods are then applied to the design of the lead reduction architecture of an integrated circuit chip and a nine-chip cell.

This publication has 0 references indexed in Scilit: