A concurrent architecture for VLSI implementation of discrete cosine transform
- 1 August 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 34 (8) , 992-994
- https://doi.org/10.1109/TCS.1987.1086215
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A single chip video rate 16×16 discrete cosine transformPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Discrete Fourier-Cosine Transform ChipIEEE Journal on Selected Areas in Communications, 1986
- Simple FFT and DCT algorithms with reduced number of operationsSignal Processing, 1984
- A Fast Computational Algorithm for the Discrete Cosine TransformIEEE Transactions on Communications, 1977
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974
- Discrete Cosine TransformIEEE Transactions on Computers, 1974