Hector: a hierarchically structured shared-memory multiprocessor
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 24 (1) , 72-79
- https://doi.org/10.1109/2.67196
Abstract
The architecture of the Hector multiprocessor, which exploits current microprocessor technology to produce a machine with a good cost/performance tradeoff, is described. A key design feature of Hector is its interconnection backplane, which can accommodate future technology because it uses simple hardware with short critical paths in logic circuits and short lines in the interconnection network. The system is reliable and flexible and can be realized at a relatively low cost. The hierarchical structure results in a fast backplane and a bandwidth that increases linearly with the number of processors. Hector scales efficiently to larger sizes and faster processors.<>Keywords
This publication has 7 references indexed in Scilit:
- The Wisconsin Multicube: a new large-scale cache-coherent multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- APRIL: a processor architecture for multiprocessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The directory-based cache coherence protocol for the DASH multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Monarch parallel processor hardware designComputer, 1990
- Evaluating the performance of software cache coherencePublished by Association for Computing Machinery (ACM) ,1989
- Programming for ParallelismComputer, 1987
- Parallel Supercomputing Today and the Cedar ApproachScience, 1986