A mixed-signal decision-feedback equalizer that uses a look-ahead architecture

This publication has 30 references indexed in Scilit:

• A switched-capacitor differencing circuit with common-mode rejection for fully differential comparators
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Hybrid phase locked loop system for PRML disk drive read channels
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analog timing recovery architectures for PRML detectors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance evaluation of an adaptive RAM-DFE read channel
  IEEE Transactions on Magnetics, 1995
• Comparison of different detection techniques for digital magnetic recording channels
  IEEE Transactions on Magnetics, 1995
• Weak convergence and local stability properties of fixed step size recursive algorithms
  IEEE Transactions on Information Theory, 1993
• An adaptive RAM-DFE for storage channels
  IEEE Transactions on Communications, 1991
• A 200-MHz CMOS phase-locked loop with dual phase detectors
  IEEE Journal of Solid-State Circuits, 1989
• A 100-MHz pipelined CMOS comparator
  IEEE Journal of Solid-State Circuits, 1988
• A true single-phase-clock dynamic CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1987