Impacts of front-end and middle-end process modifications on terrestrial soft error rate
- 5 December 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Device and Materials Reliability
- Vol. 5 (3) , 382-396
- https://doi.org/10.1109/tdmr.2005.853451
Abstract
This paper reviews soft error rate (SER) mitigations with standard process modifications in up-to-date commercial CMOS SRAMs and flip-flops. Acting in the front-end or middle-end levels, the following technology options are mainly evaluated: well engineering, partially and fully depleted silicon-on-insulator (FD SOI), and MIM capacitors. SER robustness gains are compared for eight classical process options based on original and published data. The best hardening efficiencies for SRAMs arise from the addition of stacked capacitors and the use of partially depleted (PD) SOI. SER trends are also reported for FD SOI and dual gates.Keywords
This publication has 47 references indexed in Scilit:
- Single-event upset in evolving commercial silicon-on-insulator microprocessor technologiesIEEE Transactions on Nuclear Science, 2003
- Characterization of the parasitic bipolar amplification in SOI technologies submitted to transient irradiationIEEE Transactions on Nuclear Science, 2002
- Comparison of the sensitivity to heavy ions of 0.25-/spl mu/m bulk and SOI technologiesIEEE Transactions on Nuclear Science, 2002
- SOI and bulk CMOS frequency dividers operatingabove 15 GHzElectronics Letters, 2001
- A 500-MHz pipelined burst SRAM with improved SER immunityIEEE Journal of Solid-State Circuits, 1999
- Introduction to Silicon On Insulator materials and devicesMicroelectronic Engineering, 1997
- SOI for low-power low-voltage - bulk versus SOIMicroelectronic Engineering, 1997
- Total-dose and SEU characterization of 0.25 micron CMOS/SOI integrated circuit memory technologiesIEEE Transactions on Nuclear Science, 1997
- An SEU resistant 256 K SOI SRAMIEEE Transactions on Nuclear Science, 1992
- Influences on soft error rates in static RAMsIEEE Journal of Solid-State Circuits, 1987