Reasoning about the function and timing of integrated circuits with interval temporal logic

This publication has 16 references indexed in Scilit:

• Partial correctness of C-MOS switching circuits: an exercise in applied logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A Proof of Correctness of the Viper Microprocessor: The First Level
  Published by Springer Nature ,1988
• Automatic Verification of Sequential Circuits Using Temporal Logic
  IEEE Transactions on Computers, 1986
• Automatic determination of signal flow through MOS transistor networks
  Integration, 1986
• Automatic verification of asynchronous circuits using temporal logic
  IEE Proceedings E Computers and Digital Techniques, 1986
• Specification and verification of digital systems using higher-order predicate logic
  IEE Proceedings E Computers and Digital Techniques, 1986
• Description and Reasoning of VLSI circuit in temporal logic
  New Generation Computing, 1984
• Switch-Level Delay Models for Digital MOS VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• TV: An nMOS Timing Analyzer
  Published by Springer Nature ,1983