A highly flexible dual-port-RAM compiler
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A highly flexible dual-port-RAM compiler will be presented. A very robust design flow facilitates the integration of specially tailored dual-port-RAMs into ASIC designs even by non IC literate users. Generated modules contain all the necessary representations for use in the design system together with a proprietary standard cell library. The major application areas for dual-port-RAMs are cache memories, FIFOs, interface buffers, register files and video RAMs.Keywords
This publication has 2 references indexed in Scilit:
- Realistic built-in self-test for static RAMsIEEE Design & Test of Computers, 1989
- Built-In Testing of Memory Using an On-Chip Compact Testing SchemeIEEE Transactions on Computers, 1986