Design of Two-Level Fault-Tolerant Networks
- 1 January 1974
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-23 (1) , 41-48
- https://doi.org/10.1109/t-c.1974.223775
Abstract
Some new techniques for the synthesis of fault-tolerant two-level combinational networks are presented. Two classes of faults are defined, 1) critical faults and 2) subcritical faults. Critical fauls are the class of faults that cannot be tolerated by any two-level networks. Necessary conditions for synthesis of networks tolerating subcritical faults are developed. As a result it is established that the conditions required for tolerating faults in the logic elements and those required for tolerating faults in the primary inputs are significantly different. Several design techniques are presented and it is shown that if we restrict our class of faults, then certain normally assumed conditions on redundancy can be relaxed. A class of hazards is defined. It is shown that the synthesis of certain hazard-free realizations is equivalent to the fault-tolerant realization, and also an upper bound on the redundancy of the fault-tolerant realization is derived.Keywords
This publication has 6 references indexed in Scilit:
- Fault-Tolerant Computers Using ``Dotted Logic'' Redundancy TechniquesIEEE Transactions on Computers, 1972
- Basic Properties and a Construction Method for Fail-Safe Logical SystemsIEEE Transactions on Electronic Computers, 1967
- Two contributions to redundancy theoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1967
- Hazard detection in combinational and sequential switching circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1964
- On the Construction of Minimally Redundant Reliable System DesignsBell System Technical Journal, 1961
- A General Method of Applying Error Correction to Synchronous Digital SystemsBell System Technical Journal, 1961