The banyan-hypercube networks
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 1 (2) , 160-169
- https://doi.org/10.1109/71.80144
Abstract
The authors introduce a family of networks that are a synthesis of banyans and hypercubes and are called the banyan-hypercubes (BH). They combine the advantageous features of banyans and hypercubes and thus have better communication capabilities.The networks can be viewed as consisting of interconnecting hypercubes. It is shown that many hypercube features can be incorporated into BHs with regard to routing, embedding of rings and meshes, and partitioning, and that improvements over the hypercube result are made. In particular, it is shown that BHs have better diameters and average distances than hypercubes, and they embed pyramids and multiple pyramids with dilation cost 1. An optimal routing algorithm for BHs and an efficient partitioning strategy are presented.Keywords
This publication has 13 references indexed in Scilit:
- Traffic analysis of rectangular SW-banyan networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulating essential pyramidsIEEE Transactions on Computers, 1988
- Processor Allocation in an N-Cube Multiprocessor Using Gray CodesIEEE Transactions on Computers, 1987
- Communication efficient basic linear algebra computations on hypercube architecturesJournal of Parallel and Distributed Computing, 1987
- Multigrid Algorithms on the Hypercube MultiprocessorIEEE Transactions on Computers, 1986
- The cosmic cubeCommunications of the ACM, 1985
- An overview of the Texas reconfigurable array computerPublished by Association for Computing Machinery (ACM) ,1980
- The cube-connected-cycles: A versatile network for parallel computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- The Indirect Binary n-Cube Microprocessor ArrayIEEE Transactions on Computers, 1977
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975