A hierarchical modeling framework for on-chip communication architectures [SOC]
- 26 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Design and implementation of high-speed symmetric crossbar schedulersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An object-oriented communication library for hardware-software codesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SystemC - a modeling platform supporting multiple design abstractionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Addressing the system-on-a-chip interconnect woes through communication-based designPublished by Association for Computing Machinery (ACM) ,2001
- Matching output queueing with a combined input output queued switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Symmetric crossbar arbiters for VLSI communication switchesIEEE Transactions on Parallel and Distributed Systems, 1993
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987
- Distributed discrete-event simulationACM Computing Surveys, 1986