Inserting active delay elements to achieve wave pipelining
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 270-273
- https://doi.org/10.1109/iccad.1989.76951
Abstract
Wave pipelining is a technique for pipelining digital systems that can increase the clock frequency without increasing the number of storage elements. Due to limits and variations in fabrication, the clock frequency can be increased by a factor of 2 to 3 by using the best available design methods. The authors present algorithms that will equalize delays automatically by inserting a minimal number of active delay elements to lengthen short paths. This method can be combined with delay balancing by adjusting gate speeds to design wave-pipelined circuits.<>Keywords
This publication has 6 references indexed in Scilit:
- Inserting active delay elements to achieve wave pipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Designing high-performance digital circuits using wave pipelining: algorithms and practical experiencesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- The design and implementation of a very fast experimental pipelining computerJournal of Computer Science and Technology, 1988
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- Maximum-rate pipeline systemsPublished by Association for Computing Machinery (ACM) ,1969
- The IBM System/360 Model 91: Floating-Point Execution UnitIBM Journal of Research and Development, 1967