A methodology for accurate performance evaluation in architecture exploration
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 927-932
- https://doi.org/10.1109/dac.1999.782230
Abstract
Presents a system that automatically generates a cycle-accurate and bit-true instruction level simulator (ILS) and a hardware implementation model given a description of a target processor. An ILS can be used to obtain a cycle count for a given program running on the target architecture, while the cycle length, die size, and power consumption can be obtained from the hardware implementation model. These figures allow us to accurately and rapidly evaluate target architectures within an architecture exploration methodology for system-level synthesis. In an architecture exploration scheme, both the ILS and the hardware model must be generated automatically, else a substantial programming and hardware design effort has to be expended in each design iteration. Our system uses the ISDL machine description language to support the automatic generation of the ILS and the hardware synthesis model, as well as other related tools.Keywords
This publication has 6 references indexed in Scilit:
- Generation Of Software Tools From Processor Descriptions For Hardware/software CodesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- ISDL: An Instruction Set Description Language For RetargetabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generatorPublished by Association for Computing Machinery (ACM) ,1998
- LISA-machine description language and generic machine model for HW/SW co-designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- The MIMOLA Design System: Tools for the Design of Digital ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- The Mimola Design System a Computer Aided Digital Processor Design MethodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979