Anomalous capacitance-voltage characteristics of BF2-implanted and rapid thermal annealed p+-polycrystalline silicon gate metal-oxide-semiconductor structures
- 10 December 1990
- journal article
- research article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 57 (24) , 2573-2575
- https://doi.org/10.1063/1.103819
Abstract
Anomalous capacitance‐voltage (C‐V) characteristics of BF2‐implanted p+‐polycrystalline silicon (polysilicon) gate metal‐oxide‐semiconductor (MOS) structures annealed by rapid thermal annealing (RTA) are reported for the first time. It is found that both high‐frequency and quasi‐static C‐V curves exhibit an increased capacitance at the depletion and weak inversion regions, which increases with p+‐polysilicon RTA drive‐in durations. The quasi‐static C‐V curves show a gate bias dependence of the inversion capacitance which shows a distorted ‘‘plateau’’ (i.e., reduced inversion capacitance for a very narrow gate voltage range) in the strong inversion regions. These anomalous C‐V characteristics are believed to be due to the penetrated B‐F complexes which act as interface state and deep level defect centers.Keywords
This publication has 6 references indexed in Scilit:
- Fluorinated thin SiO2 grown by rapid thermal processingApplied Physics Letters, 1990
- Negative charge induced degradation of PMOSFETS with BF 2 -implanted p + -poly gateElectronics Letters, 1989
- Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technologyIEEE Electron Device Letters, 1989
- Submicrometer-channel CMOS for low-temperature operationIEEE Transactions on Electron Devices, 1987
- Ambient and dopant effects on boron diffusion in oxidesApplied Physics Letters, 1986
- Description of the SiO2Si interface properties by means of very low frequency MOS capacitance measurementsSurface Science, 1971