A family of redundant multipliers dedicated to fast computation for signal processing

1 May 2000

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

Vol. 5, 325-328
https://doi.org/10.1109/iscas.2000.857430

Abstract

International audienceIn view of the performance achieved through the use of the redundant addition, it would appear interesting to generalize the redundant notations (Carry Save, Borrow Save). To achieve this we require, as well the addition, a multiplication satisfying these notations. This paper presents the design of a set of multipliers spanning all possible I/O combinations, in redundant and conventional notations. We also describe the associated architectures and details of our method, which is based on parameterizable IP cores. The functions developed offer superior performance over conventional multipliers

Keywords

This publication has 3 references indexed in Scilit:

Architecture and design methodology of the RBF-DDA neural network
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1998
High performance rotation architectures based on the radix-4 CORDIC algorithm
IEEE Transactions on Computers, 1997
M*N Booth encoded multiplier generator using optimized Wallace trees
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993