Vector-Reduction Techniques for Arithmetic Pipelines
- 1 May 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-34 (5) , 404-411
- https://doi.org/10.1109/tc.1985.1676580
Abstract
Vector-reduction arithmetic accepts vectors as inputs and produces scalars as outputs. This class of vector operation forms the basis of many scientific computations, such as inner product and finding the maximum among the vector components. Vector reduction on a pipeline processor demands a feedback connection around the pipeline. Since the output of such a pipeline depends on the previous output, improper control of the feedback input may destroy the benefit from pipelining. Two new vector-reduction techniques are proposed in this paper. In addition to saving reduction time and eliminating intermediate storage (as compared to Kuck's method and Kogge's method), the new methods will greatly simplify the machine-level programming effort needed to implement vector-reduction operations. An interleaved technique is introduced to reduce multiple vectors to corresponding scalars using the same arithmetic pipeline. The pipeline can be fully utilized by interleaving multiple vector-reduction processes. The proposed techniques can be applied to improve the performance of vector-arithmetic pipelines in scientific supercomputers.Keywords
This publication has 11 references indexed in Scilit:
- A VLSI Systolic Architecture for Pattern ClusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Vector reduction methods for arithmetic pipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Partitioned Matrix Algorithms for VLSI Arithmetic SystemsIEEE Transactions on Computers, 1982
- Systolic Processing and an Implementation for Signal and Image ProcessingIEEE Transactions on Computers, 1982
- An Algorithm for Solving Linear Recurrence Systems on Parallel and Pipelined MachinesIEEE Transactions on Computers, 1981
- Vector Computer Architecture and Processing TechniquesPublished by Elsevier ,1981
- A Two-Level Pipelined Systolic Array for ConvolutionsPublished by Springer Nature ,1981
- Resource Optimization of a Parallel Computer for Multiple Vector ProcessingIEEE Transactions on Computers, 1980
- A General Hardware-Oriented Method for Evaluation of Functions and Computations in a Digital ComputerIEEE Transactions on Computers, 1977
- Time and Parallel Processor Bounds for Linear Recurrence SystemsIEEE Transactions on Computers, 1975