A Class of All Digital Phase Locked Loops: Modeling and Analysis
- 1 November 1973
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Industrial Electronics and Control Instrumentation
- Vol. IECI-20 (4) , 239-251
- https://doi.org/10.1109/tieci.1973.5408641
Abstract
An all digital phase locked loop which tracks the phase of the incoming signal once per carrier cycle is proposed. The different elements and their functions, and the phase lock operation are explained in detail. The general digital loop operation is governed by a nonlinear difference equation from which a suitable model is developed. The lock range for the general model is derived. The performance of the digital loop for phase step and frequency step inputs for different levels of quantization without loop filter are studied. The analytical results are checked by simulating the actual system on the digital computer.Keywords
This publication has 5 references indexed in Scilit:
- On Higher Order Discrete Phase-Locked LoopsIEEE Transactions on Aerospace and Electronic Systems, 1972
- First-Order Discrete Phase-Locked Loop with Applications to Demodulation of Angle-Modulated CarrierIEEE Transactions on Communications, 1972
- Gated Phase-Locked Loop StudyIEEE Transactions on Aerospace and Electronic Systems, 1971
- Analysis and Synthesis of a Digital Phase-Locked Loop for FM DemodulationBell System Technical Journal, 1968
- On Optimum Digital Phase-Locked LoopsIEEE Transactions on Communications, 1968