Abstract
A new linearity improvement technique for CMOS triode transconductors is presented. The idea is based on the parallel operation of CMOS triode and saturation region transconductors. Simulation results indicate that 0.01% THD and linearity is possible with 800 mV peak-to-peak input differential signals and 1.5 V supply voltage.

This publication has 6 references indexed in Scilit: