Garp: a MIPS processor with a reconfigurable coprocessor
Top Cited Papers
- 23 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- A high-performance microarchitecture with hardware-programmable functional unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- DPGA-coupled microprocessors: commodity ICs for the early 21st CenturyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dynamic instruction set computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Run time reconfiguration of FPGA for scanning genomic databasesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Programmable active memories: reconfigurable systems come of ageIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996
- OneChip: an FPGA processor with reconfigurable logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Assessing document relevance with run-time reconfigurable machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Processor reconfiguration through instruction-set metamorphosisComputer, 1993
- Building and using a highly parallel programmable logic arrayComputer, 1991
- Digital HalftoningPublished by MIT Press ,1987