A comparison of static analysis and evolutionary testing for the verification of timing constraints
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- SMART (strategic memory allocation for real-time) cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- OS-controlled cache predictability for real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Classification trees for partition testingSoftware Testing, Verification and Reliability, 1993
- Predicting program execution times by analyzing static and dynamic program pathsReal-Time Systems, 1993
- Predictive Models for the Breeder Genetic Algorithm I. Continuous Parameter OptimizationEvolutionary Computation, 1993
- Calculating the maximum execution time of real-time programsReal-Time Systems, 1989
- A portable global optimizer and linkerPublished by Association for Computing Machinery (ACM) ,1988