A 27 mW GPS radio in 0.35 μm CMOS
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 398-476
- https://doi.org/10.1109/isscc.2002.993100
Abstract
A pure-CMOS 1.575 GHz radio integrates a receiver and a synthesizer for GPS application. The receiver path uses a quadrature single-downconversion architecture with an on-chip image reject LPF. It has 4 dB NF and -17 dBm IIP3 and operates over 2.2 V to 3.6 V supply and -40 to 85/spl deg/C. It consumes 27 mW from 2.2 V supply.Keywords
This publication has 3 references indexed in Scilit:
- An analog integrated polyphase filter for a high performance low-IF receiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2 GHz merged CMOS LNA and mixer for WCDMAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- GPS receiver architectures and measurementsProceedings of the IEEE, 1999