A high performance submicron CMOS process with self-aligned chan-stop and punch-through implants (Twin-Tub V)

Publisher Website

1 January 1986

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.1986.191163

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: