A scheduling framework for minimizing memory requirements of multirate DSP systems represented as dataflow graphs
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Numerous design environments for signal processing use specification languages with semantics closely related to synchronous dataflow (SDF), a restricted form of dataflow that has proven efficient for describing and compiling multirate signal processing algorithms. An SDF representation allows the compiler freedom to explore different ways to sequence the computations in a program, and to evaluate the associated tradeoffs, such as those involving throughput, code size, and buffering requirements. To guide the scheduling process, compilers may apply some form of clustering, in which multiple computations are grouped together according to different criteria. The authors develop clustering techniques to synthesize minimum code size implementations of SDF programs, and describe techniques to incorporate arbitrary clustering strategies into a minimum code size scheduler.<>Keywords
This publication has 6 references indexed in Scilit:
- System design, optimization and intelligent code generation for standard digital signal processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High level software synthesis for signal processing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimum vectorization of scalable synchronous dataflow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scheduling synchronous dataflow graphs for efficient loopingJournal of Signal Processing Systems, 1993
- Well-behaved dataflow programs for DSP computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Synchronous data flowProceedings of the IEEE, 1987