A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

This publication has 4 references indexed in Scilit:

• A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification
  IEEE Journal of Solid-State Circuits, 2003
• Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL
  IEEE Journal of Solid-State Circuits, 2003
• A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-μm CMOS
  IEEE Journal of Solid-State Circuits, 2001
• Analog-to-digital converter survey and analysis
  IEEE Journal on Selected Areas in Communications, 1999