Abstract
Architectures for focal-plane image processing using CCD circuits are discussed. The choice of architecture depends on imager density and required throughput. High-density imagers require the reconstruction of local neighborhoods prior to image processing. Lower density imagers can utilize spatial parallelism to improve throughput. The use of three-dimensional structures can provide additional real-estate for processing circuitry.

This publication has 0 references indexed in Scilit: