Low-jitter process-independent DLL and PLL based on self-biased techniques

This publication has 6 references indexed in Scilit:

• Low-jitter and process independent DLL and PLL based on self biased techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A delay line loop for frequency synthesis of de-skewed clock
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Cell-based fully integrated CMOS frequency synthesizers
  IEEE Journal of Solid-State Circuits, 1994
• Precise delay generation using coupled oscillators
  IEEE Journal of Solid-State Circuits, 1993
• A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
  IEEE Journal of Solid-State Circuits, 1992
• Charge-Pump Phase-Lock Loops
  IEEE Transactions on Communications, 1980