Josephson edge-triggered gates for sequential circuits
- 1 March 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Applied Superconductivity
- Vol. 1 (1) , 54-57
- https://doi.org/10.1109/77.80749
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A wide-margin, multiple-fan-in NOR gate for Josephson decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Josephson 32-bit shift registerIEEE Transactions on Magnetics, 1991
- Josephson shift register design and layoutIEEE Transactions on Magnetics, 1989
- Josephson modified variable threshold logic gates for use in ultra-high-speed LSIIEEE Transactions on Electron Devices, 1989
- Josephson 4 K-bit cache memory design for a prototype signal processor. II. Cell array and driversJournal of Applied Physics, 1985
- Superconducting A/D converter using latching comparatorsIEEE Transactions on Magnetics, 1985
- Operating Characteristics of Josephson Four-Junction Logic (4JL) GateJapanese Journal of Applied Physics, 1982
- Josephson direct coupled logic (DCL)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979