An approach to scheduling and allocation using regularity extraction

30 December 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 557-561
https://doi.org/10.1109/edac.1993.386416

Abstract

The authors propose that an important class of VLSI systems that are characterized by regularity of their descriptions can be efficiently synthesized in a hierarchical fashion. In other words, the regularity can be extracted to abstract the system design, thereby simplifying the complex tasks of behavioral synthesis. Heuristics that extract regularity and explore the design space in a hierarchical fashion are presented and the feasibility of the approach on signal processing systems is demonstrated. Extension of the proposed approach to other synthesis tasks is being investigated.

Keywords

This publication has 14 references indexed in Scilit:

Definition and assignment of complex data-paths suited for high throughput applications
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
Automatic synthesis of a multi-bus architecture for DSP
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
LAST: a layout area and shape function estimator for high level applications
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
High — Level Synthesis
Published by Springer Nature ,1992
Fast prototyping of datapath-intensive architectures
IEEE Design & Test of Computers, 1991
An integrated CAD system for algorithm-specific IC design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
A synthesis environment for designing DSP systems
IEEE Design & Test of Computers, 1989
SPAID: an architectural synthesis tool for DSP custom applications
IEEE Journal of Solid-State Circuits, 1989
VHDL synthesis using structured modeling
Published by Association for Computing Machinery (ACM) ,1989
Synthesis by delayed binding of decisions
Published by Association for Computing Machinery (ACM) ,1985