Core communication interface for FPGAs
- 26 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The use of pre-designed and pre-verified hardware modules, also called IP cores, is an important part of the effort to design and implement complex systems. However, many aspects of IP core manipulation are still to be developed. This paper presents an approach to solve problems related to the dynamic interconnection of hard IP cores. The approach targets system-on-a-chip designs build in a single FPGA device. The paper proposes a communication interface that allows IP core replacement during FPGA normal operation. The same interface also allows communication among distinct IP cores to take place.Keywords
This publication has 5 references indexed in Scilit:
- A decade of reconfigurable computing: a visionary retrospectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated extraction of run-time parameterisable cores from programmable device configurationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automating the design of SOCs using coresIEEE Design & Test of Computers, 2001
- Reuse Methodology ManualPublished by Springer Nature ,1999
- AMBA: enabling reusable on-chip designsIEEE Micro, 1997