Parallel host interface for an ATM network
- 1 July 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Network
- Vol. 7 (4) , 24-34
- https://doi.org/10.1109/65.224053
Abstract
The design of a parallel protocol processing system for a host system connected to an asynchronous transfer mode (ATM) network is described. Interesting aspects of the design are that the AAL5 adaptation layer is realized in hardware directly on the network adapter, and that the network adapter semetric interfaces to a multiprocessor using the processor's memory bus. Support also exists for implementing parallel protocols up to and including the application layer. Parallel implementations of TCP/IP, ISO Session, and presentation protocols are outlined.Keywords
This publication has 7 references indexed in Scilit:
- Performance analysis of MSP: a feature-rich high-speed transport protocolPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The AURORA gigabit testbedComputer Networks and ISDN Systems, 1993
- A high-performance host interface for ATM networksPublished by Association for Computing Machinery (ACM) ,1991
- A host-network interface architecture for ATMPublished by Association for Computing Machinery (ACM) ,1991
- Congestion control and prevention in ATM networksIEEE Network, 1991
- Multiplexing issues in communication system designPublished by Association for Computing Machinery (ACM) ,1990
- An analysis of TCP processing overheadIEEE Communications Magazine, 1989