Design and Analysis of LDPC Decoders for Software Defined Radio
- 1 October 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2007 IEEE Workshop on Signal Processing Systems
Abstract
Low Density Parity Check (LDPC) codes are one of the most promising error correction codes that are being adopted by many wireless standards. This paper presents a case study for a scalable LDPC decoder supporting multiple code rates and multiple block sizes on a software defined radio (SDR) platform. Since technology scaling alone is not sufficient for current SDR architectures to meet the requirements of the next generation wireless standards, this paper presents three techniques to improve the throughput performance. The techniques are use of data path accelerators, addition of memory units and addition of a few assembly instructions. The proposed LDPC decoder implementation achieved 30.4 Mbps decoding throughput for the n=2304 and R=5/6 LDPC code outlined in the IEEE 802.16e standard.Keywords
This publication has 5 references indexed in Scilit:
- SODA: A Low-power Architecture For Software RadioPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC CodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- High-throughput LDPC decodersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- Near Shannon limit performance of low density paritycheck codesElectronics Letters, 1996
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962