JANUS, an on-line multiplier/divider for manipulating large numbers

1 January 1989

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 106-111
https://doi.org/10.1109/arith.1989.72815

Abstract

ISBN: 0818689633International audienceThe authors deal with the detailed VLSI implementation of a fast bit-serial operator designed to perform very high precision (600 decimal digits) additions, multiplications, and divisions, and some of the applications of the circuit are discussed. Online arithmetic needs carry-free redundant number systems. Frequently, the radix chosen is different from 2, since a carry-free addition algorithm can be used in radix r not=2. In radix 2, carry-free addition is possible, but with two inconveniences: the algorithm seems more complicated, and the delay is larger. The authors show that the first inconvenience vanishes if good binary representation of the digits in radix-2 signed digit notation is chosen

Keywords

This publication has 9 references indexed in Scilit:

Some results about on-line computation of functions
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
On-line scheme for computing rotation factors
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
A novel floating-point online division algorithm
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial
Computer, 1987
A division algorithm with prediction of quotient digits
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
A pipelined processing unit for on-line division
Published by Association for Computing Machinery (ACM) ,1978
On-Line Algorithms for Division and Multiplication
IEEE Transactions on Computers, 1977
Signed-Digit Numbe Representations for Fast Parallel Arithmetic
IEEE Transactions on Electronic Computers, 1961
A New Class of Digital Division Methods
IRE Transactions on Electronic Computers, 1958