Analysis of a new bit tracking loop-SCCL
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 40 (1) , 199-209
- https://doi.org/10.1109/26.126721
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Optimum delay and sequence estimation from incomplete dataIEEE Transactions on Information Theory, 1990
- On the synchronizability and detectability of random PPM sequencesIEEE Transactions on Information Theory, 1989
- A BPSK/QPSK Timing-Error Detector for Sampled ReceiversIEEE Transactions on Communications, 1986
- Joint Baud and Frame Synchronization in Direct Detection Optical CommunicationsIEEE Transactions on Communications, 1985
- Comments on "A Map Symbol Synchronizer Implemented with Charge-Coupled Devices"IEEE Transactions on Communications, 1983
- Analysis of a Digital Bit SynchronizerIEEE Transactions on Communications, 1983
- Carrier and Bit Synchronization in Data Communication - A Tutorial ReviewIEEE Transactions on Communications, 1980
- A MAP Symbol Synchronizer Implemented with Charge-Coupled DevicesIEEE Transactions on Communications, 1980
- Timing Recovery in Digital Synchronous Data ReceiversIEEE Transactions on Communications, 1976
- Performance of a First-Order Transition Sampling Digital Phase-Locked Loop Using Random-Walk ModelsIEEE Transactions on Communications, 1972