Neural network simulation on a massively parallel cellular array processor: AAP-2
- 1 January 1989
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 155-161 vol.2
- https://doi.org/10.1109/ijcnn.1989.118693
Abstract
An implementation of error backpropagation on a massively parallel cellular array processor, AAP-2, is described. Parallel operations of a neural network simulation on the AAP-2 are described, including: allocation of the processors, computing the activation value with a stable-lookup method, and communication between processors. Currently, this simulator on the AAP-2 can run at approximately 18 MCPS (million connections per second), which is 45 times faster at a learning phase than that of the IBM-3090. The results indicate that fine-grained, cellular array computers consisting of a large number of simple processors can be efficient neural network simulators.Keywords
This publication has 6 references indexed in Scilit:
- Parallel architectures for artificial neural netsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Implementing Neural Network Models on Parallel ComputersThe Computer Journal, 1987
- A CMOS associative memory chip based on neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- VLSI implementation of a neural network memory with several hundreds of neuronsAIP Conference Proceedings, 1986
- Neocognitron: A neural network model for a mechanism of visual pattern recognitionIEEE Transactions on Systems, Man, and Cybernetics, 1983