Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Multimedia complex on a chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power chipset for portable multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power design of memory intensive functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power analysis of a programmable DSP for architecture/program optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An automatic-power-save cache memory for low-power RISC processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Digital signal processor supporting two types of instruction setsElectronics and Communications in Japan (Part III: Fundamental Electronic Science), 1995