The performance of the Cedar multistage switching network

This publication has 13 references indexed in Scilit:

• The J-machine Multicomputer: An Architectural Evaluation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• The performance of the Cedar multistage switching network
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Characterizing memory performance in vector multiprocessors
  Published by Association for Computing Machinery (ACM) ,1992
• Design and Analysis of a Scalable, Shared-memory System with Support for Burst Traffic
  Published by Springer Nature ,1992
• Accurate modelling of interconnection networks in vector supercomputers
  Published by Association for Computing Machinery (ACM) ,1991
• Performance of a shared memory system for vector multiprocessors
  Published by Association for Computing Machinery (ACM) ,1988
• “Hot spot” contention and combining in multistage interconnection networks
  IEEE Transactions on Computers, 1985
• The Performance of Multistage Interconnection Networks for Multiprocessors
  IEEE Transactions on Computers, 1983
• The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer
  IEEE Transactions on Computers, 1983
• Performance of Processor-Memory Interconnections for Multiprocessors
  IEEE Transactions on Computers, 1981