Polycyclic vector scheduling vs. chaining on 1-port vector supercomputers

This publication has 7 references indexed in Scilit:

• Squeezing more CPU performance out of a Cray-2 by vector block scheduling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Cydra 5 directed dataflow architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A close look at vector performance of register-to-register vector computers and a new model
  Published by Association for Computing Machinery (ACM) ,1987
• Instruction Issue Logic in Pipelined Supercomputers
  IEEE Transactions on Computers, 1984
• Efficient code generation for horizontal architectures
  ACM SIGARCH Computer Architecture News, 1982
• The CRAY-1 computer system
  Communications of the ACM, 1978
• Improving the throughput of a pipeline by insertion of delays
  Published by Association for Computing Machinery (ACM) ,1976