LOPOS: Advanced Device Isolation for a 0.8 μm CMOS/BULK Process Technology
- 1 July 1989
- journal article
- Published by The Electrochemical Society in Journal of the Electrochemical Society
- Vol. 136 (7) , 1992-1996
- https://doi.org/10.1149/1.2097120
Abstract
Local oxidation of polysilicon over silicon (LOPOS) isolation has been characterized for use in a 0.8 μm CMOS/BULK process with reduced field oxide edge encroachment (bird's beak). Compared to the standard local oxidation of silicon (LOCOS) LOPOS adds a thin polysilicon layer between the stress relief oxide and the overlying nitride without changing the active area patterning procedure. To optimize the LOPOS structure, the thickness of the oxide and nitride layers was varied in a fully‐factorial experiment, measuring the bird's beak and checking for the presence of silicon edge defects. It was found that for a 6000Å field oxide the bird's beak can be safely reduced to ≈0.3 μm per side with LOPOS, which is significantly less than ≈0.55 μm with LOCOS. The corresponding stack consisted of . LOPOS fabricated diodes exhibited low leakage of 2 and <0.5 pA/cm for the area and edge components, respectively, while MOS capacitors were breakdown‐free up to 8 MV/cm during voltage‐stress tests, compared to 6 MV/cm for LOCOS.Keywords
This publication has 0 references indexed in Scilit: