An On-Line Square Root Algorithm
- 1 January 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (1) , 70-75
- https://doi.org/10.1109/TC.1982.1675887
Abstract
In this correspondence a systematic derivation of an on-line square root algorithm is presented. The algorithm operates on variables represented in the normalized radix r floating-point system in a digit-by-digit fashion with an on-line delay of 1. The approach used in deriving the square root algorithm is described in detail. The basic characteristics of hardware-level implementation are also discussed.Keywords
This publication has 12 references indexed in Scilit:
- A General Hardware-Oriented Method for Evaluation of Functions and Computations in a Digital ComputerIEEE Transactions on Computers, 1977
- On-Line Algorithms for Division and MultiplicationIEEE Transactions on Computers, 1977
- A general method for evaluation of functions and computations in a digital computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- Introduction to the Role of Redundancy in Computer ArithmeticComputer, 1975
- Multiple Addition by Residue Threshold Functions and Their Representation by Array LogicIEEE Transactions on Computers, 1973
- Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System DesignIEEE Transactions on Computers, 1971
- Design of the Arithmetic Units of ILLIAC III: Use of Redundancy and Higher Radix MethodsIEEE Transactions on Computers, 1970
- Minimal Square RootingIEEE Transactions on Electronic Computers, 1965
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961
- A New Class of Digital Division MethodsIRE Transactions on Electronic Computers, 1958