Size-constrained code placement for cache miss rate reduction
- 23 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In design of an embedded system with a cache, it is important to minimize the cache miss rate to reduce the power consumption as well as to improve the performance of the system. We have previously proposed a code placement method which minimizes miss rates of instruction caches, but it makes code size larger. In most cases, code size is a tight design constraint. In this paper, we propose a size-constrained code placement method which minimizes cache miss rates under constraint on code size given by system designers. Experimental results show that the size-constrained code placement method achieves 36% decrease in cache misses with only 1.6% increase in code size compared with a naive placement, while the previous method decreases 36% of cache misses with 25% increase in code size.Keywords
This publication has 6 references indexed in Scilit:
- Optimal code placement of embedded software for instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance estimation of embedded software with instruction cache modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Procedure merging with instruction cachesPublished by Association for Computing Machinery (ACM) ,1991
- Program optimization for instruction cachesPublished by Association for Computing Machinery (ACM) ,1989
- Achieving high instruction cache performance with an optimizing compilerPublished by Association for Computing Machinery (ACM) ,1989
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981