The architecture of the Sure System 2000 communications processor
- 1 August 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 11 (4) , 28-31
- https://doi.org/10.1109/40.85724
Abstract
Sure System 2000, a fault-tolerant computer that couples multiprocessors to offer low-priced, high-performance systems that deal effectively with faults and failures, is presented. The architecture is based on the local redundancy technique, ensuring that no hardware or software fault can cause a system crash. Software errors can be fixed, and hardware can be replaced, upgraded, or added dynamically. Existing fault-tolerant computers are briefly reviewed, and the logic hardware system configuration of the Sure System 2000 is described. The multiprocessor and I/O architecture are examined. The SXO Sure System 2000 expandable operating system is described.Keywords
This publication has 6 references indexed in Scilit:
- The Gmicro/300 32-bit microprocessorIEEE Micro, 1990
- Architecture of the TRON VLSI CPUIEEE Micro, 1987
- On the Achievement of a Highly Dependable and Fault-Tolerant Air Traffic Control SystemComputer, 1987
- TRON VLSI CPU: Concepts and ArchitecturePublished by Springer Nature ,1987
- Distributed operating systemsACM Computing Surveys, 1985
- Fault-Tolerant Systems in Commercial ApplicationsComputer, 1984