A 94GHz SPST Switch in 65nm Bulk CMOS

Abstract
A 3-bit lumped SPST switch that operates from DC to greater than 94 GHz has been realized in 65 nm CMOS. At 94 GHz, it provides an insertion loss of 1.6 dB and an isolation of over 30 dB. Power-handling measurements of the switch at 60 GHz show no sign of input compression up to an equipment-limited input power of +9 dBm. The circuit was demonstrated as a digitally controlled variable attenuator and as a transmit-receive switch in an array of three 94 GHz transceivers. In the latter case, the on-chip loop-back of PA signals into the LNA in each individual transceiver is possible, enabling the production testing of mm-wave transceiver functionality at IF without the requirement for high-speed signal sources or probes. Measurements of the transmit-receive switch show a return-loss better than -8 dB from 58 to 94 GHz.

This publication has 9 references indexed in Scilit: