Post-layout transistor sizing for power reduction in cell-based design

Abstract
No abstract available

This publication has 0 references indexed in Scilit: