A dynamic CMOS multiplier for analog neural network cells
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Why VLSI implementations of associative VLCNs require connection multiplexingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Electronic neural network chipsApplied Optics, 1987
- Switched-capacitor neural networksElectronics Letters, 1987
- Neural network based feed-forward high density associative memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- An artificial neural network integrated circuit based on MNOS/CCD principlesAIP Conference Proceedings, 1986
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- A precise four-quadrant multiplier with subnanosecond responseIEEE Journal of Solid-State Circuits, 1968