A data flow graph exchange standard
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 193-199
- https://doi.org/10.1109/edac.1992.205921
Abstract
Presents a data flow graph exchange standard, agreed upon and used by the partners in the ESPRIT research project, ASCIS. These data flow graphs are generated from known user interface languages such as Silage, VHDL, and C, and are used to drive architectural synthesis packages and formal verification. The graph semantics are defined to offer a unique degree of freedom for time and area optimizations in synthesis, by giving a maximal parallel representation and combining control and data flow in a consistent way. The graph textual exchange format was developed to allow site and application dependent extensions, without disturbing tools who do not know about these.Keywords
This publication has 4 references indexed in Scilit:
- Synthesis from VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Sprite Input Language-an intermediate format for high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Data flow graphs: system specification with the most unrestricted semanticsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesizing circuits from behavioural descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989