Behavioral simulation techniques for phase/delay-locked systems

This publication has 6 references indexed in Scilit:

• A Top-down, Constraint-driven Design Methodology For Analog Integrated Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
  IEEE Journal of Solid-State Circuits, 1992
• A 155-MHz clock recovery delay- and phase-locked loop
  IEEE Journal of Solid-State Circuits, 1992
• Simulation and modeling-the macro modeling of phase locked loops for the SPICE simulator
  IEEE Circuits and Devices Magazine, 1991
• A 200-MHz CMOS phase-locked loop with dual phase detectors
  IEEE Journal of Solid-State Circuits, 1989
• Charge-Pump Phase-Lock Loops
  IEEE Transactions on Communications, 1980