Enhancing instruction scheduling with a block-structured ISA

This publication has 19 references indexed in Scilit:

• An Efficient Resource-constrained Global Scheduling Technique For Superscalar And Vliw Processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Effective Compiler Support For Predicated Execution Using The Hyperblock
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A comparative performance evaluation of various state maintenance mechanisms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Global instruction scheduling for superscalar machines
  Published by Association for Computing Machinery (ACM) ,1991
• IMPACT
  Published by Association for Computing Machinery (ACM) ,1991
• Software pipelining: an effective scheduling technique for VLIW machines
  Published by Association for Computing Machinery (ACM) ,1988
• A development environment for horizontal microcode
  IEEE Transactions on Software Engineering, 1988
• HPSm, a high performance restricted data flow architecture having minimal functionality
  ACM SIGARCH Computer Architecture News, 1986
• Trace Scheduling: A Technique for Global Microcode Compaction
  IEEE Transactions on Computers, 1981
• An Efficient Algorithm for Exploiting Multiple Arithmetic Units
  IBM Journal of Research and Development, 1967