Reducing address bus transition for low power memory mapping
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We present low power techniques for mapping arrays in behavioral specifications to physical memory, specifically for memory intensive behaviors that exhibit regularity in their memory access patterns. Our approach exploits this regularity in memory accesses by reducing the number of transitions on the memory address bus. We study the impact of different strategies for mapping arrays in behaviors to physical memory, on power dissipation during memory accesses. We describe a heuristic for selecting a memory mapping strategy to achieve low power, and present an evaluation of the architecture that implements the mapping techniques to study the transition count overhead. Experiments on several image processing benchmarks indicate power savings of upto 63 % through reduced transition activity on the memory address bus.Keywords
This publication has 5 references indexed in Scilit:
- Integrating Program Transformations In The Memory-based Synthesis Of Image And Video AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 1995 high level synthesis design repositoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bus-invert coding for low-power I/OIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Compiler transformations for high-performance computingACM Computing Surveys, 1994
- A 6-ns 1-Mb CMOS SRAM with latched sense amplifierIEEE Journal of Solid-State Circuits, 1993