Real-number codes for fault-tolerant matrix operations on processor arrays
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 39 (4) , 426-435
- https://doi.org/10.1109/12.54836
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Algorithm-based fault tolerance on a hypercube multiprocessorIEEE Transactions on Computers, 1990
- Fault-tolerant FFT networksIEEE Transactions on Computers, 1988
- Fault Tolerance Techniques For Highly Parallel Signal Processing ArchitecturesPublished by SPIE-Intl Soc Optical Eng ,1986
- Fault-Tolerant Systems For The Computation Of Eigenvalues And Singular ValuesPublished by SPIE-Intl Soc Optical Eng ,1986
- Stability aspects in using parallel algorithmsParallel Computing, 1984
- Coding of Real-Number Sequences for Error Correction: A Digital Signal Processing ProblemIEEE Journal on Selected Areas in Communications, 1984
- FEATURES OF A HARDWARE IMPLEMENTATION OF AN OPTIMAL ARITHMETICPublished by Elsevier ,1983
- Efficient Calculation of the Effects of Roundoff ErrorsACM Transactions on Mathematical Software, 1978
- Fault-tolerance: The survival attribute of digital systemsProceedings of the IEEE, 1978
- Pracniques: further remarks on reducing truncation errorsCommunications of the ACM, 1965